Contact Us???
Your Position: Home > News > Company News

In May 8, 2012, promote the use of TSV ( TSV ) 3D laminated to a

2012/8/16??????view:

  In May 8, 2012, promote the use of TSV ( TSV ) 3D laminated to a new generation of DRAM " Hybrid Memory Cube ( HMC ) Hybrid Memory Cube Consortium " popularity ( HMCC ) announced that the United States, software giant Microsoft has joined the association.

  HMC is the three-dimensional structure, the logic chip along the vertical direction superposition of multiple DRAM chips, and then through the TSV connection wiring technology. HMC 's biggest characteristic is compared with existing DRAM, performance can be greatly improved. The reasons there are two, one is between chips from semiconductor package wiring distance on a board on the traditional methods of " cm " units are substantially reduced to dozens ofμ m~ 1mm; two is on a chip to form 1000 to tens of thousands of TSV, realize the multipoint connection chip.

  Microsoft 's accession to the HMCC, because we are considering how to corresponding is likely to become a personal computer and a computer to improving the performance of " memory bottleneck " problem. Memory bottleneck refers to as the microprocessor performance through multiple nucleation and constantly improve, the architecture of the DRAM performance will not be able to meet the need of processor. If do not solve this problem, can occur even if the computer new product, the actual performance is also not appropriate promotion situation. Compared with it, if the TSV based on the application of HMC in computer main memory, the data transmission speed can be increased to the current DRAM is about 15 times, therefore, is not just a giant Microsoft, American companies such as Intel are also active in research using HMC.

  In fact, plans to use TSV not only for HMC and other DRAM products. According to the semiconductor manufacturers plan, in the next few years, borne from electronic equipment input function of the CMOS sensor to the responsible for the operations of FPGA and multi core processor, and in charge of product storage of DRAM and NAND flash will have to import TSV. If the plan goes ahead, TSV will assume the input, operation, storage and other electronic equipment main function.

  In May 8, 2012, promote the use of TSV ( TSV ) 3D laminated to a new generation of DRAM " Hybrid Memory Cube ( HMC ) Hybrid Memory Cube Consortium " popularity ( HMCC ) announced that the United States, software giant Microsoft has joined the association.

  HMC is the three-dimensional structure, the logic chip along the vertical direction superposition of multiple DRAM chips, and then through the TSV connection wiring technology. HMC 's biggest characteristic is compared with existing DRAM, performance can be greatly improved. The reasons there are two, one is between chips from semiconductor package wiring distance on a board on the traditional methods of " cm " units are substantially reduced to dozens ofμ m~ 1mm; two is on a chip to form 1000 to tens of thousands of TSV, realize the multipoint connection chip.

  Microsoft 's accession to the HMCC, because we are considering how to corresponding is likely to become a personal computer and a computer to improving the performance of " memory bottleneck " problem. Memory bottleneck refers to as the microprocessor performance through multiple nucleation and constantly improve, the architecture of the DRAM performance will not be able to meet the need of processor. If do not solve this problem, can occur even if the computer new product, the actual performance is also not appropriate promotion situation. Compared with it, if the TSV based on the application of HMC in computer main memory, the data transmission speed can be increased to the current DRAM is about 15 times, therefore, is not just a giant Microsoft, American companies such as Intel are also active in research using HMC.

  In fact, plans to use TSV not only for HMC and other DRAM products. According to the semiconductor manufacturers plan, in the next few years, borne from electronic equipment input function of the CMOS sensor to the responsible for the operations of FPGA and multi core processor, and in charge of product storage of DRAM and NAND flash will have to import TSV. If the plan goes ahead, TSV will assume the input, operation, storage and other electronic equipment main function.

亚洲中文无码在线不卡观看,精品国产呦系列,中文字幕欧美爱亚洲,国产精品福利在线观看播放,亚洲日韩一区二区三区高清,高等少妇无码毛片,超碰国产欧美人人,国产成人精彩在线视频50 亚太影院 柯西贝尔-游戏赚网
五月天综合网缴情五月中文| 网友自拍区在线视频精品| 亚洲一区二区三区AV激情| 无码一级午夜福利区久久| 久久精品国产亚洲av片| 国产三级精品三级在线看| 色哟哟免费视频一区二区三区| 国产精品免费无遮挡无码永久视频| 国产jk福利在线| 久久亚洲精品国产精品| 自慰流白浆久久精品免费| 欧美国产一区二区三区| 久久国产精品无码免费| 中文字幕亚洲欧美丝袜| 色婷婷精品久久二区二区6| 国产欧美精品亚洲一区二区| 亚洲中久无码在线观看| 精品欧美一区二区在线观看| 日韩性爱免费视频无码| 免费性无码在线专区| 婬乱欧美韩一区二区三区| 最新中文字幕无码视频在线| 久久av无码中文字幕天堂男人| 国产自产在线视频一区| 国语自产视频在线一区二区| 国产精品白丝AV在线播放| 免费看成人国产一区二区三区| 国产精品偷伦视频免费观看了| 久久精品人妻无码AⅤ视频| 人妻少妇精品视中文字幕| 97在线视频精品无码| 久久精品女人毛片国产| 人妻欧美精品片在线97| 国产精品午夜无码试看| 亚洲日韩 欧美人妻| 亚洲午夜无码2019| AV 无码 高潮 AV| 亚洲无码免费在线小视频| 国产自慰在线免费观看| 亚洲综合中文字幕在线专区| 婷婷五月中文字幕在线|